Finite State Machine Logic Synthesis for Complex Programmable Logic Devices, 1st Edition

  • Published By:
  • ISBN-10: 3642361668
  • ISBN-13: 9783642361661
  • DDC: 621.395
  • Grade Level Range: College Freshman - College Senior
  • 172 Pages | eBook
  • Original Copyright 2013 | Published/Released May 2014
  • This publication's content originally published in print form: 2013

  • Price:  Sign in for price



This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book.Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.

Table of Contents

Front Cover.
Other Frontmatter.
Title Page.
Copyright Page.
1: Introduction.
2: Definitions and Basic Properties.
3: Synthesis of FSMs.
4: State Assignment Algorithms.
5: Area Optimization Based on Graphs of Outputs.
6: Speed Optimization Using Tri-State Output Buffers.
7: Complex Strategies for FSMs.
8: Experiments.
9: Conclusions.
Appendix A: File Formats.
Appendix B: ESPRESSO Minimizer.