Synthesizable VHDL Design for FPGAs, 1st Edition

  • Published By:
  • ISBN-10: 3319025473
  • ISBN-13: 9783319025476
  • DDC: 005.71
  • Grade Level Range: College Freshman - College Senior
  • 157 Pages | eBook
  • Original Copyright 2014 | Published/Released April 2014
  • This publication's content originally published in print form: 2014

  • Price:  Sign in for price



The methodology described in this book is the result of many years of research experience in the field of synthesizable VHDL design targeting FPGA based platforms. VHDL was first conceived as a documentation language for ASIC designs. Afterwards, the language was used for the behavioral simulation of ASICs, and also as a design input for synthesis tools. VHDL is a rich language, but just a small subset of it can be used to write synthesizable code, from which a physical circuit can be obtained. Usually VHDL books describe both, synthesis and simulation aspects of the language, but in this book the reader is conducted just through the features acceptable by synthesis tools. The book introduces the subjects in a gradual and concise way, providing just enough information for the reader to develop their synthesizable digital systems in VHDL. The examples in the book were planned targeting an FPGA platform widely used around the world.

Table of Contents

Front Cover.
Half Title Page.
Title Page.
Copyright Page.
1: Digital Systems, FPGAs and the Design Flow.
2: HDL Based Designs.
3: Hierarchical Design.
4: Multiplexer and Demultiplexer.
5: Code Converters.
6: Sequential Circuits, Latches and Flip-Flops.
7: Synthesis of Finite State Machines.
8: Using Finite State Machines as Controllers.
9: More on Processes and Registers.
10: Arithmetic Circuits.
11: Writing Synthesizable VHDL Code for FPGAs.