Analog IC Reliability in Nanometer CMOS, 1st Edition

  • Published By:
  • ISBN-10: 1461461634
  • ISBN-13: 9781461461630
  • DDC: 621.3815
  • Grade Level Range: College Freshman - College Senior
  • 198 Pages | eBook
  • Original Copyright 2013 | Published/Released June 2014
  • This publication's content originally published in print form: 2013

  • Price:  Sign in for price



This book focuses on modeling, simulation and analysis of analog circuit aging. First, all important nanometer CMOS physical effects resulting in circuit unreliability are reviewed. Then, transistor aging compact models for circuit simulation are discussed and several methods for efficient circuit reliability simulation are explained and compared. Ultimately, the impact of transistor aging on analog circuits is studied. Aging-resilient and aging-immune circuits are identified and the impact of technology scaling is discussed. The models and simulation techniques described in the book are intended as an aid for device engineers, circuit designers and the EDA community to understand and to mitigate the impact of aging effects on nanometer CMOS ICs.

Table of Contents

Front Cover.
Other Frontmatter.
Title Page.
Copyright Page.
Symbols and Quantities.
1: Introduction.
2: CMOS Reliability Overview.
3: Transistor Aging Compact Modeling.
4: Background on IC Reliability Simulation.
5: Analog IC Reliability Simulation.
6: Integrated Circuit Reliability.
7: Conclusions.