Bias Temperature Instability for Devices and Circuits, 1st Edition

  • Published By:
  • ISBN-10: 1461479096
  • ISBN-13: 9781461479093
  • DDC: 621.39732
  • Grade Level Range: College Freshman - College Senior
  • 810 Pages | eBook
  • Original Copyright 2014 | Published/Released June 2014
  • This publication's content originally published in print form: 2014

  • Price:  Sign in for price



This book provides a single-source reference to one of the more challenging reliability issues plaguing modern semiconductor technologies, negative bias temperature instability. Readers will benefit from state-of-the art coverage of research in topics such as time dependent defect spectroscopy, anomalous defect behavior, stochastic modeling with additional metastable states, multiphonon theory, compact modeling with RC ladders and implications on device reliability and lifetime.

Table of Contents

Front Cover.
Half Title Page.
Title Page.
Copyright Page.
1: Part I.
2: Bias Temperature Instability Characterization Methods.
3: Application of On-Chip Device Heating for BTI Investigations.
4: Statistical Characterization of BTI-Induced High-k Dielectric Traps in Nanoscale Transistors.
5: The Time-Dependent Defect Spectroscopy.
6: Analysis of Oxide Traps in Nanoscale MOSFETs Using Random Telegraph Noise.
7: BTI-Induced Statistical Variations.
8: Statistical Distribution of Defect Parameters.
9: Atomic-Scale Defects Associated with the Negative Bias Temperature Instability.
10: Charge Properties of Paramagnetic Defects in Semiconductor/Oxide Structures.
11: Oxide Defects.
12: Understanding Negative-Bias Temperature Instability from Dynamic Stress Experiments.
13: Part II.
14: Atomistic Modeling of Defects Implicated in the Bias Temperature Instability.
15: Statistical Study of Bias Temperature Instabilities by Means of 3D “Atomistic” Simulation.
16: A Comprehensive Modeling Framework for DC and AC NBTI.
17: On the Microscopic Limit of the RD Model.
18: Advanced Modeling of Oxide Defects.
19: The Capture/Emission Time Map Approach to the Bias Temperature Instability.
20: Part III.
21: Impact of Hydrogen on the Bias Temperature Instability.
22: FEOL and BEOL Process Dependence of NBTI.
23: Negative Bias Temperature Instability in Thick Gate Oxides for Power MOS Transistors.
24: NBTI and PBTI in HKMG.
25: PBTI in High-k Oxides.
26: Characterization of Individual Traps in High-κ Oxides.
27: NBTI in (Si)Ge Channel Devices.
28: Characteristics of NBTI in Multi-Gate FETs for Highly Scaled CMOS Technology.
29: Bias-Temperature Instabilities in Silicon Carbide MOS Devices.
30: Part IV.
31: On-Chip Silicon Odometers for Circuit Aging Characterization.
32: Multilevel Reliability Simulation for IC Design.
33: Charge Trapping in MOSFETS: BTI and RTN Modeling for Circuits.
34: Simulation of BTI-Related Time-Dependent Variability in CMOS Circuits.