Computing with Memory for Energy-Efficient Robust Systems, 1st Edition

  • Published By:
  • ISBN-10: 1461477980
  • ISBN-13: 9781461477983
  • DDC: 338.761004
  • Grade Level Range: College Freshman - College Senior
  • 210 Pages | eBook
  • Original Copyright 2014 | Published/Released April 2014
  • This publication's content originally published in print form: 2014

  • Price:  Sign in for price



This book analyzes energy and reliability as major challenges faced by designers of computing frameworks in the nanometer technology regime.  The authors describe the existing solutions to address these challenges and then reveal a new reconfigurable computing platform, which leverages high-density nanoscale memory for both data storage and computation to maximize the energy-efficiency and reliability. The energy and reliability benefits of this new paradigm are illustrated and the design challenges are discussed. Various hardware and software aspects of this exciting computing paradigm are described, particularly with respect to hardware-software co-designed frameworks, where the hardware unit can be reconfigured to mimic diverse application behavior.  Finally, the energy-efficiency of the paradigm described is compared with other, well-known reconfigurable computing platforms.

Table of Contents

Front Cover.
Half Title Page.
Title Page.
Copyright Page.
1: Introduction.
2: Challenges in Computing for Nanoscale Technologies.
3: A Survey of Computing Architectures.
4: Motivation for a Memory-Based Computing Hardware.
5: Memory Based Computing: Overview.
6: Key Features of Memory-Based Computing.
7: Overview of Hardware and Software Architectures.
8: Application of Memory-Based Computing.
9: Hardware Framework.
10: A Memory Based Generic Reconfigurable Framework.
11: MAHA Hardware Architecture.
12: Software Framework.
13: Application Analysis.
14: Application Mapping to MBC Hardware.
15: MBC Design Space Exploration.
16: Design Space Exploration for MBC Based Generic Reconfigurable Computing Framework.
17: Design Space Exploration for MAHA Framework.
18: Preferential Memory Design for MBC Frameworks.
19: PLA Based Application Mapping in MBC.
20: Off-Chip Hardware Acceleration Using MBC.
21: Background and Motivation.
22: Off-Chip MAHA Using NAND Flash Technology.
23: Improvement in Energy-Efficiency with Off-Chip MAHA.
24: Improving Reliability of Operations in MBC.
25: Mitigating the Effect of Parametric Failures in MBC Frameworks.
26: Mitigating the Effect of Runtime-Failures in MBC Frameworks.
27: Summary.