Exploring Memory Hierarchy Design with Emerging Memory Technologies, 1st Edition

  • Published By:
  • ISBN-10: 3319006819
  • ISBN-13: 9783319006819
  • DDC: 621.392
  • Grade Level Range: College Freshman - College Senior
  • 122 Pages | eBook
  • Original Copyright 2014 | Published/Released April 2014
  • This publication's content originally published in print form: 2014

  • Price:  Sign in for price



This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc.  The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the "memory wall."  The authors discuss memory design from various perspectives: emerging memory technologies are employed in the memory hierarchy with novel architecture modification;  hybrid memory structure is introduced to leverage advantages from multiple memory technologies; an analytical model named "Moguls" is introduced to explore quantitatively the optimization design of a memory hierarchy; finally, the vulnerability of the CMPs to radiation-based soft errors is improved by replacing different levels of on-chip memory with STT-RAMs.

Table of Contents

Front Cover.
Half Title Page.
Title Page.
Copyright Page.
1: Introduction.
2: Replacing Different Levels of the Memory Hierarchy with NVMs.
3: Moguls: A Model to Explore the Memory Hierarchy for Throughput Computing.
4: Exploring the Vulnerability of CMPs to Soft Errors with 3D Stacked Non-Volatile Memory.
5: Conclusions.