Request for consultation

Thanks for your request. You’ll soon be chatting with a consultant to get the answers you need.
{{formPostErrorMessage.message}} [{{formPostErrorMessage.code}}]
First Name is required. 'First Name' must contain at least 0 characters 'First Name' cannot exceed 0 characters Please enter a valid First Name
Last Name is required. 'Last Name' must contain at least 0 characters 'Last Name' cannot exceed 0 characters Please enter a valid Last Name
Institution is required.
Discipline is required.
Why are you contacting us today? is required. 'Why are you contacting us today?' must contain at least 0 characters 'Why are you contacting us today?' cannot exceed 0 characters Please enter a valid Why are you contacting us today?


Written for an advanced-level course in digital systems design, DIGITAL SYSTEMS DESIGN USING VHDL integrates the use of the industry-standard hardware description language VHDL into the digital design process. Following a review of basic concepts of logic design, the author introduces the basics of VHDL, and then incorporates more coverage of advanced VHDL topics. Rather than simply teach VHDL as a programming language, this book emphasizes the practical use of VHDL in the digital design process.

Charles H. Roth, Jr., University of Texas, Austin

Charles Roth is Professor Emeritus in Electrical and Computer Engineering at the University of Texas at Austin, where he taught Digital Design for more than four decades. In addition to co-authoring DIGITAL SYSTEMS DESIGN USING VHDL, Dr. Roth has authored the successful FUNDAMENTALS OF LOGIC DESIGN and co-authored DIGITAL SYSTEMS DESIGN USING VERILOG.

Lizy Kurian John, University of Texas, Austin

Lizy John is the B. N. Gafford Professor in Electrical and Computer Engineering at the University of Texas at Austin. Dr. John has been teaching and conducting research in computer architecture and digital systems design for almost two decades. She has coauthored DIGITAL SYSTEMS DESIGN USING VHDL and DIGITAL SYSTEMS DESIGN USING VERILOG and has edited several successful books on computer performance evaluation and workload characterization. She is an IEEE Fellow.
  • Several new design examples have been added as well as many new problems.
  • A more detailed treatment of microprogramming is given.
  • A brief treatment of software design flow including principles of mapping, placement, and routing has been added.
  • Brand new Chapter 9 including MIPS instruction set and design of MIPS processor.
  • Synthesis is introduced early in the text and emphasis is placed on writing synthesizable VHDL Code.
  • IEEE standard packages and libraries are used throughout.
  • Material is presented in a generalized fashion, with references to specific products as examples, to enhance understanding of the basic principles in the construction of programmable devices.
  • A full set of PowerPoint Slides including all of the images from the text is availbale for download from this site.
  • A variety of examples are presented so that instructors can select their favorite designs for teaching.
  • All of the VHDL code in this textbook has been tested using the Modelsim simulator. Modelsim software student edition is available to students free and a link for downloading the software as well as an introductory tutorial is available on the CD that accompanies this text as well as on the Modelsim website. See Student Resources for the link.
1. Review of Logic Design Fundamentals
Combinational Logic / Boolean Algebra and Algebraic Simplification / Karnaugh Maps / Designing with NAND and NOR Gates / Hazards in Combinational Circuits / Flip-Flops and Latches / Mealy Sequential Circuit Design / Design of a Moore Sequential Circuit / Equivalent States and Reduction of State Tables / Sequential Circuit Timing / Tristate Logic and Busses

2. Introduction to VHDL
Computer-Aided Design / Hardware Description Languages / VHDL Description of Combinational Circuits / VHDL Modules / Sequential Statements and VHDL Processes / Modeling Flip-Flops Using VHDL Processes / Processes Using Wait Statements / Two Types of VHDL Delays: Transport and Inertial Delays / Compilation, Simulation, and Synthesis of VHDL Code / VHDL Data Types and Operators / Simple Synthesis Examples / VHDL Models for Multiplexers / VHDL Libraries / Modeling Registers and Counters Using VHDL Processes / Behavioral and Structural VHDL / Variables, Signals, and Constants / Arrays / Loops in VHDL / Assert and Report Statements

3. Introduction to Programmable Logic Devices
Brief Overview of Programmable Logic Devices / Simple Programmable Logic Devices (SPLDs) / Complex Programmable Logic Devices (CPLDs) / Field-Programmable Gate Arrays (FPGAs)

4. Design Examples
BCD to 7-Segment Display Decoder / A BCD Adder / 32-Bit Adders / Traffic Light Controller / State Graphs for Control Circuits / Scoreboard and Controller / Synchronization and Debouncing / A Shift-and-Add Multiplier / Array Multiplier / A Signed Integer/Fraction Multiplier / Keypad Scanner / Binary Dividers

5. SM Charts and Microprogramming
State Machine Charts / Derivation of SM Charts / realization of SM Charts / Implementation of the Dice Game / Microprogramming / Linked State Machines

6. Designing with Field Programmable Gate Arrays
Implementing Functions in FPGAs / Implementing Functions Using Shannon’s Decomposition / Carry Chains in FPGAs / Cascade Chains in FPGAs / Examples of Logic Blocks in Commercial FPGAs / Dedicated Memory in FPGAs / Dedicated Multipliers in FPGAs / Cost of Programmability / FPGAs and One-Hot State Assignment / FPGA Capacity: Maximum Gates Versus Usable Gates / Design Translation (Synthesis) / Mapping, Placement, and Routing

7. Floating-Point Arithmetic
Representation of Floating-Point Numbers / Floating-Point Multiplication / Floating-Point Addition / Other Floating-Point Operations

8. Additional Topics in VHDL
VHDL Functions / VHDL Procedures / Attributes / Creating Overloaded Operators / Multi-Valued Logic and Signal Resolution / The IEEE 9-Valued Logic System / SRAM Model Using IEEE 1164 / Model for SRAM Read/Write System / Generics / Named Association / Generate Statements / Files and TEXTIO

9. Design of a Risc Microprocessor
The RISC Philosophy / The MIPS ISA / MIPS Instruction Encoding / Implementation of a MIPS Subset / VHDL Model

10. Hardware Testing and Design for Testability
Testing Combinational Logic / Testing Sequential Logic / Scan Testing / Boundry Scan / Built-In Self-Test

11. Additional Design Examples
Design of a Wristwatch / Memory Timing Models / A Universal Asynchronous Receiver Transmitter (UART)

Appendix A VHDL Language Summary
Appendix B IEEE Standard Libraries
Appendix C TEXTIO Package
Appendix D Projects

Textbook Only Options

Traditional eBook and Print Options

{{collapseContainerClosed['detail_0'] ? 'Show More' : 'Show Less'}}

  • ISBN-10: 1133377475
  • ISBN-13: 9781133377474
  • STARTING AT $18.99

  • ISBN-10: 0534384625
  • ISBN-13: 9780534384623
  • Bookstore Wholesale Price $151.75
  • RETAIL $201.95

Cengage provides a range of supplements that are updated in coordination with the main title selection. For more information about these supplements, contact your Learning Consultant.


Web Site

ISBN: 9781305261259
The password-protected Companion Site contains free helpful instructor-only resources, including a customizable set of PowerPoint Slides for classroom use with figures, tables, and examples from the textbook, as well as a set of Lecture Note PowerPoint Slides. The Instructor's Solutions Manual is also available for download from this secure website.